V.3%	1 10	4.5	1000		
P	ATE	JT N	UME	ER &	ind
	y2 18	SUI	DA	IE.	100

U.S. UTILITY Patent Application

PPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER	
10081546	02/21/2002	365	233	2818	MAI, SON	1
APPLICANT	S: Lee Jun	g-bae; La	One-gyun;			-
				/		1
						1
						ľ
CONTINUINO	DATA VERIFIED				***	
	HONE.	- file	٠			
						-
					40.00	1
						-
	· · · · · ·	1				1
					e- 20	P
					and the second	1
		*				
	4 , ' '					
	PLICATIONS VE					400
	KOREA 2001-2404					
PUBLIC OF I	KOREA 2001-4406	5 07/21/2	2001			4
						_
	T PUBLISH 🔲		RESCIN	ت د	1.00	1
gn priority claim SC 119 conditio	ed /-	Se yes			ATTORNEY DOCKET NO	-8
ed and Acknowl	edged Examiners's inti		•		8729-214 (SS-15661-US)	1
E : Daţa inpi	it circuit and metho	od for syn	chronous sem	iconduc	ctor memory device	- 8
	770w7				U.S.DEPT OF COMM/PAYS TM-PTO-435L(Rev. 12	94
	100	12.50				
OF ALLOWAR	(CE MAILED	A 10 45 6	(1) (1) (1) (1)		CLAIMS ALLOWED	# S.

TERMINAL DISCLAMER	Primary Examiner PREPARED FOR ISSUE WARNING: The information disclosed	Application Examiner
	Unauthorized disclosure may be prohibin Sections 122, 181 and 368, Possession of Office is restricted to authorized employ	ted by the United States Code Title 35, sutside the U.S. Patent & Trademark

P